This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES


Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.



BL 1

3 Level Passive Matrix Switching Protocol

 \mathbf{r}_0 : word line latched, active pulldown to 0

otor deciding of the street of the decident of the street of the street

t₁: bit line clamp released - sense amp on


(2) bit line decision - data latched
 (3) word line returned to quiescent V_s/2


t₄: write data latched on bit lines

t₅: word line pulled to V_s - set/reset caps

t₆: word line returned to quiescent V_s/2

t₁: bit lines actively returned to V_s clamp
 t₈: read/write cycle complete





3 Level Passive Matrix Switching Protocol

■ t₀: word line latched, active pull up to Vs

and substituted and bear and bear his princes and publication which in the principal of the property of the formal substitution of the property of the formal substitution of the publication of the public

Maximum depolarizing voltage Vs/2

■ t₁; bit line clamp released - sense amp on


 \blacksquare \mathfrak{l}_2 : bit line decision - data latched


 \mathbf{r}_3 : word line returned to quiescent $\mathbf{V}_s/2$


t₄: write data latched on bit lines

t₅: word line pulled to 0 - set/reset caps
 t₆: word line returned to quiescent V_s/2

t₇: bit lines actively returned to O clamp
 t₈: read/write cycle complete









F16.6.


and a second of a second of the second of th

F16.9




Five Level Timing Diagram







F16.







PRE-READ Þ PROTOCOL INVOLVING WRITE EXAMPLE OF READ AND CYCLE. REFERENCE F16. 14



BL2 BL3